《集成电路芯片设计工具》(HDL Design Entry EASE 7.2.R5)[压缩包]

用户共享的电驴资源列表
HDL.Works.HDL.Design.Entry.EASE.v7.2.R5-NULL.zip	24.79 MB
全选 复制选中链接 下载	24.79 MB

中文名: 集成电路芯片设计工具英文名: HDL Design Entry EASE 7.2.R5别名: 电路设计输入环境资源格式: 压缩包制作发行: hdlworks地区: 美国语言: 英文简介:


语言：英语
网址：http://www.hdlworks.com/
类别：行业软件
EASE可提供对VHDL、Verilog、FPGA和ASIC的混合语言等电路设计输入最佳环境，当完成设计后，允许使用者自行选择自己喜欢，由EASE提供独立的合成与模拟工具。在市场上，EASE提供最直觉的设计输入环境，而且不管是对初学者或进阶者，提供HDL设计所需的特性，可选择文字方式或图形方式进行设计，EASE会自动依你选择的编程语言将图形转换成对应的HDL语言。VHDL(VHSIC Hardware description language-高速集成电路描述语言；VHSIC- Very High Speed Integrated Circuit：高速集成电路)引用EASE offers the best of both worlds with your choice of graphical or text based HDL entry. You don’t need to be a master of either Verilog or VHDL. When you're creating a new design, just enter your design using your mix of graphics and text. EASE automatically generates optimized HDL code for you in the selected language - VHDL or Verilog. Industry standard version control environments deal with design and configuration management enabling multiple users to work simultaneously on one EASE project.


NFO：
代码 /
. / .
/
__ | / | __
/| %% | | %% |
| %% | | %% |
.. | %% | | %% | ..
| %% | | %% |
______ _______ __ | __
nerv ---/ / / | . /
_____ / / / / /_____ / /_____
/ / / / / / / /
/ / / / / / / /
/ / / / / / / /
/_ / / / / / / /
/ ____________________________________
__ __
/| | %% | | %% | |
/ | /% | | % |
__/____ | /X X | ______
/ _____ __ _ __ __
| | | | | | | | . | | .
`.| | `.|_.' `.|_.' `.|_.'
.' _ _
_________________ | | | | _________________/
|||| | | `._| | | |_.' | | ||||
| | null | |
____|_______________________ |________| _______________________|____
___| | | |___
/|_|__|_ HDL Design Entry EASE 7.2.R5 _|__|_|
| | c HDL Works | |
| |
| .. |
| 0-0294xx.zip .. filename type ...... util |
| March 06, 2009 ...... date language .. english |
| Windows ........ os disks ..... 5 |
| |
| ------------------------------------------------------------------ |
----------------------------------------------------------------------------
| |
| description |
. . . .
. . EASE offers the best of both worlds with your choice of . .
`.. graphical or text based HDL entry. You don't need to be a ..'
master of either Verilog or VHDL. When you're creating a
new design, just enter your design using your mix of
graphics and text. EASE automatically generates optimized
HDL code for you in the selected language - VHDL or
Verilog. Industry standard version control environments
deal with design and configuration management enabling
multiple users to work simultaneously on one EASE project.
installation
__ __
| Unpack and install. |
___| Copy patch.exe to installdirbinpc and run. |___
/|_| Copy license.dat to the installation dir. |_|
|_| Specify license file on first run. |_|
. | Enjoy. | .
... .. .. ...
. . .. . Quality over Quantity! . .. . .
__ __
--- ----- `. ------------ | | ------------ .' ---- ----
__________________________ | _________________________________/
|
| | teamnull at ok dot kz
| |
|______|
下载链接来自sharevirus
未经过安装测试与安全检测，使用者后果自负与本论坛无关
软体版权归原作者及其公司所有，如果你喜欢，请购买正版